Improved SNR Integrator Design with Feedback Compensation for ∑∆ Modulator
نویسندگان
چکیده
This paper represents a method to improve the SNR and linearity of an integrator by feedback compensation technique. The discussed design reduces signal swing while keeping advantages of both feed-forward as well as feedback topology without changing the signal transfer function. SNR and linearity are related to the output of an integrator. Reduced SNR and non-linearity resulted because of the integrator’s output swing that is due to change in input. Proposed integrator design significantly increases the SNR. This integrator is designed using 180nm CMOS technology. Index Terms Sigma-Delta modulator, feed-forward compensation, feedback compensation, operational amplifier. ________________________________________________________________________________________________________
منابع مشابه
Quadrature delta sigma modular design with adjustable bandwidth and center frequency
In this paper, a flexible Continuous time (CT) feedforward (FF) quadrature delta sigma modulator (QDSM) with variable bandwidth (BW) is proposed. The modulator BW and center frequency (fc) are variable which can be adjusted with two separate parameters. The modulator signal-to-noise ratio (SNR) will be optimized by these parameters at every center frequency and bandwidth. The modulator BW is ch...
متن کاملA Wideband High Dynamic Range Continuous-Time Sigma-Delta ADC for Wireless Applications
In recent years, the research toward the development of high speed and high resolution analog-to-digital converters (ADCs) has been equally driven by the demand of high-speed wire line and wireless communication services. Delta-Sigma ADCs are widely used in wireless applications due to their oversampling and noise shaping characteristics. This thesis aims to design a continuous-time sigma-delta...
متن کاملCT-ΔΣ ADC with 1.5 Cycle Quantizer Delay and Improved STF
A 1 GS/s Continuous-time Delta-Sigma modulator (CT-∆ΣM) with 31 MHz bandwidth, 76.3 dB dynamic range and 72.5 dB peak-SNDR is reported in a 0.13μm CMOS technology. The design employs an excess loop delay (ELD) of more than one clock cycle for achieving higher sampling rate. The ELD is compensated using a fast-loop formed around the last integrator by using a sample-and-hold. Further, the effect...
متن کاملA Novel Active Feedback Frequency Compensation Scheme for Two-Stage OTA
A novel active feedback frequency compensation scheme is presented in this work. Based on the proposed technique, an amplifier with two main poles in its frequency bandwidth can be easily compensated by introducing a pole-zero pair in a local feedback. The proposed method is mathematically analyzed and then based on the derived formulations, a design procedure is established. The capability of ...
متن کاملAdaptive Sigma–Delta Modulation With One-Bit Quantization
A method for improving the signal-to-noise ratio (SNR) of sigma–delta modulators with one-bit quantization is presented. The two-level feedback signal of a standard sigma–delta modulator is replaced by a multilevel signal, which is a superposition of two parts. One part ( ) represents a rough estimate of the instantaneous amplitude of the input signal (prediction signal), and the other ( ) is t...
متن کامل